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ABSTRACT 
A major objective of this investigation was td kstablish a 
comprehensive technique fo r  the determination of the metal  
oxide semiconductor (MOS) device properties significant 
in a study of instability. A consideration of metal-oxide 
semiconductor theory determined that the voltage -dependent 
capacitance curves associated with these s t ructures  provide 
a wealth of information about their electrophysical properties 
and can readily be usedfor  detecting and analyzing instability. 
Two different but complementary approaches were devel- 
oped for monitoring these capacitance-voltage curves.  A 
capacitor -admittance technique establishes the quality of the 
device under study and particularly reveals those character  - 
is t ics  determined by the properties of the oxide layer.  A 
frequency-determination technique, on the other hand, pro- 
vides precise and detailed data well suited for analytical study 
and allows for interpretation of the effects of the various de - 
sign parameters.  
Equipment was established for the realization of both of 
these techniques, and data was compiled for a se t  of three 
p-channel units. Instability was effectively monitored by 
this method. Moreover, the data re la tes  instability to the 
redistribution of charge in the oxide and also provides a 
means of determining the degree of this redistribution. F u r -  
thermore, irregularit ies such a s  c a r r i e r  t raps  in the oxide 
can also be monitored. This approach therefore constitutes 
an efficient and effective tool for studying metal  oxide 
semiconductor structures and can be used in the correlation 
of the design parameters  with the electr ical  character is t ics .  
ii 
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1. INTRODUCTION 
The importance of the metal-oxide semiconductor (MOS) field effect t ran-  
s is tor  is increasing in solid state circuitry. 
high dc input impedance and pentode-like character is t ics  combine with the high 
reliability inherent i n  solid state devices to offer still another working tool 
in the design of molecular circuits, 
applications, considerable effort is being directed to the study of the basic 
properties of MOS devices. 
device stability. 
Its unique properties of extremely 
Because of these important practical  
Perhaps the major  effort is an investigation of 
MOS devices a r e  susceptible to  instability due to the presence of surface 
state charges which a r e  mobile under conditions of temperature-bias s t r e s s .  
A thorough investigation in this regard should therefore monitor the presence 
of these charges which a r e  the cause of instability ra ther  than merely detect 
the change in turn of voltage which is a consequence of their  redistribution. 
With this approach significant information can be gained into the nature of 
instability, and s teps  can more readily be taken to control o r  cor rec t  the 
factors  which cause it. 
the use of the voltage-dependent capacitance curves.  
portant not only because of the amount of pertinent information that it furnishes 
but a l so  because of i t s  efficiency and relative simplicity. 
this method was adopted for use i n  this investigation of MOS structures.  
The surface state charge may be monitored through 
This technique is im- 
F o r  these reasons 
2. SIGNIFICANCE O F  CAPACITANCE -VOLTAGE CURVES 
The distribution of charge at the oxide-silicon interface of a metal-oxide 
semiconductor (MOS) device i s  strongly dependent upon the applied bias.  
Figure 1 depicts the characterist ic c a r r i e r  states associated with these 
s t ructures  and also denotes the polarity necessary to induce these states in 
both p-channel and n-channel units. 
(positive on the gate of a p-channel unit), majority c a r r i e r s  accumulate a t  
the silicon surface so that the semiconductor i s  much like a metal .  In this 
case the capacitance of the MOS structure i s  approximated by the capacity of 
the oxide layer alone. 
reverse  direction, the majority ca r r i e r s  a r e  depleted f rom the vicinity of the 
semiconductor surface,  and the uncompensated impurity ions then govern in 
this region. 
the dielectric,  the capacitance decreases.  
c a r r i e r s  a r e  attracted to the vicinity of the interface.  
inversion channel the polarity of which gives name to the device. 
minority c a r r i e r s  a r e  sufficiently mobile to respond to the excitation signal, 
the capacitance in this region will again be increased a s  is shown by the 
dashed curve in f igure  2 .  This figure depicts the typical capacitance associated 
with a. device and also defines the three surface conditions of charge accumu- 
lation, depletion and inversion. 
Where the device i s  forward-biased 
As the bias is reduced to zero and slightly in the 
Since this depletion region, in effect, adds to the thickness of 
With stronger back bias , minority 
These fo rm a narrow 
If the 
The distribution of charge a t  the silicon surface i s  influenced by conditions 
of processing. However, for any individual unit, variation of the applied 
gate voltage induces states of accumulation, depletion o r  inversion. 
be expected, therefore,  that the capacitance exhibited by the device wi l l  differ 
as a consequence of the different mobilities and recombination times associated 
with each of these c a r r i e r  states.  
It i s  to 
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In this regard the capacitance associated with the inversion state is most  
susceptible. 
capable of responding to the variations in the excitation signal, and the 
capacitance shows little, i f  any, detectable reaction to further changes in 
applied voltage. 
reaction time to respond to the excitation signal, and the corresponding 
capacitance then indicates the effect of the inversion charges.  
noted that the low-frequency mode may be realized other than by resorting to 
an actual reduction in  the frequency of the measurement signal. 
accomplished by connecting the source (of an  MOS transis tor)  to the body 
(bulk) of the semiconductor, thereby providing a rapid equilibration path for  
the inversion charges. 
of operation is not abrupt, however, and at any specific frequency the degree 
to which a particular device exhibits the characterist ics of either mode is 
dependent upon the physical design parameters .  
A t  sufficiently high frequencies the minority c a r r i e r s  a r e  not 
A t  lower frequencies the minority c a r r i e r s  do have sufficient 
It i s  to be 
This is 
The distinction between high and low frequency modes 
The capacitance (C) of an MOS structure is a ser ies  composite of the 
capacitance of the oxide layer  (C,) and the capacitance of the space charge 
region (C,). 
dimensions, the variations in the device capacitance correspond to the 
changes in the capacity of the space charge region. 
mode this is given by the relation 
Since the capacity of the oxide layer i s  fixed by its physical 
F o r  the high-frequency 
1 
C S = K s o  E /xd (1) 
where C in the capacitance per  unit a r e a  of the space charge region, K is 
the dielectric constant of the semiconductor, E is the permittivity of f r e e  
space,  and x is the effective width of the depletion region. This capacity 
is seen to be unaffected by the inversion charges and is relatively constant, 
varying only according to the small-scale changes in the effective depletion 
width. 
1. A .  S. Groove, et  al, "Investigation of Thermally Oxidized Silicon Surfaces 
S S 
0 
d 
Using Metal-Oxide -Semiconductor Structures ,  
Vol. 8, No. 2 (February 1965). 
Solid State Electronics,  
6 
The space charge capacitance associated with the low frequency mode i s  
2 
governed by the relation 
(2) 
ps C = K s e o  
S 
S 
where 
(3) - P, - Ps - n S + ND - NA 
t 
where 
q =  
- 
P S  
n. = 
n =  
1 
S - 
ps - - 
ND - 
NA - 
- 
- 
- 
4 =  
Q =  
k =  
T =  
S 
S 
magnitude of electronic charge 
surface charge concentration 
intrinsic c a r r i e r  concentration of the semiconductor 
electron concentration at the surface 
hole concentration a t  the surface 
donor ion concentration 
acceptor ion concentration 
F e r m i  potential of the semiconductor 
surface potential 
total charge in the semiconductor 
Boltzmann's constant 
absolute temperature  
This expression for C 
specifically reflect the changes caused by the inversion charges.  
is seen to depend on the charge concentration and wi l l  
S 
Figure 2 depicts typical capacitance-voltage curves for both p- and 
n-channel units and indicates the regions governed by each of the three c a r r i e r  
s ta tes .  
quency modes of operation i s  also shown. 
The difference in the displays obtained through low- and high-fre- 
Since the inversion region begins 
2.  Ibid. 
7 
at the point where 4 
The surface potential, however, i s  not readily detectable under experimental 
conditions but may be established through the following expression: 
= OF, this point defines the turn-on voltage of the unit. 
S 
3 
(5) 
where V 
function, Co is the oxide capacitance per  unit a r e a ,  Qss  is the charge 
associated with the surface s ta tes ,  and Q 
equation 4. 
charge can be determined. 
i s  the applied gate voltage, 4 g W is the metal-semiconductor work 
i s  the space charge given by 
This expression may then be evaluated i f  the surface state 
S 
In this regard the capacitance -voltage curves a r e  most advantageous. The 
surface state charges associated with a particular type of device can be 
determined by a comparison of the capacitance -voltage curves obtained 
through experiment with those expected for the device on the basis  of semi- 
conductor equilibrium theory. 
indicated a s  a horizontal (voltage) shift of the experimental curve with 
reference to the theoretical curve. 
The magnitude of the shift is given a s  
The effect of the surface state charge i s  
The exact relation is depicted in figure 3 .  
s s  Q 
C - 4 ,  W 
0 
but since both 4 a r e  determined from design considerations, this 
shift determines the value of the surface state charge. It should be noted 
that the above relations allow the use of the capacitance-voltage curves to 
evaluate and control the processing techniques, and fur ther ,  to correlate  
the design parameters  with the electronic character is t ics  of the device. 
The voltage -dependent capacitance curves thus not only provide an 
electrophysical profile of the device but a l so  are  especially well suited to 
the study of stability because they enable monitoring of the surface state 
and C 
W 0 
3 .  Ibid; and C. T.  Sah, "Characteristics of the Metal-Oxide-Semiconductor 
Transis tors ,  IEEE Transactions on Electron Devices ,(July 1964). 
8 
n -  CHANNEL D E V I C E S  
55  764-VB-3 
Figure 3 .  Effect of Surface State Charge on the Voltage-Dependent 
Capacitance Curves 
phenomena. This method, like the ordinary conductance technique, gives 
an indication of the variation in turn-on voltage; but of much more importance, 
i t  also reveals the properties of the oxide layer .  
is  known to strongly influence the stability of MOS units. 
The character of the oxide 
The space charge on the silicon surface i s  always balanced by a net 
external charge of opposite polarity. The external charge, however, may 
be composed of any surface state charge in the oxide and interface a s  well 
a s  the charges introduced on the metal electrode. 
these surface s ta tes  affects the electric field in the vicinity of the conductance 
channel, their  influence on the turn-on voltage i s  considerable. 
due to the ability of these charges to redistribute under certain environmental 
conditions, their  presence will be a major  cause of device instability. 
redistribution of these charges however may be monitored through the use 
Since the behavior of 
Moreover,  
The 
9 
of capacitance -voltage measurements.  Specifically, conditions tending to 
vary  the surface state charge concentration in the oxide near  the oxide- 
semiconductor interface w i l l  tend to shift the capacitance -voltage charac - 
ter is t ics  along the voltage axis. 
the other hand, tends to extend (along the voltage axis) the transition between 
plateaus on the capacitance-voltage curves. 
The creation of charge in the interface, on 
The theoretical calculations given previously a r e  expressed in t e r m s  of 
physical design parameters and can be used to a r r ive  a t  a quantitative de-  
scription of the charge states of the MOS system. 
however, interest  is centered not so much on the actual quantity of this charge 
as on whether it changes after exposure to various environmental conditions. 
Thus, for any particular unit i t  is  necessary only to monitor the position of 
the capacitance -voltage character is t ics  with respect to the initial room- 
temperature curve. 
the theoretical curve in the previous considerations. The variations in the 
turn-on voltage may also readily be observed by monitoring the shift of the 
capacitance minimum. 
where $s = $F but shifts in direct  relation to it. 
this point in effect redefines the turn-on voltage at a grea te r  value of reference 
current .  With these modifications in the procedures,  the parameters  
associated with device stability can be studied without the necessity for 
repeated calculations based on involved physical parameters .  
For  device stability studies, 
This room-temperature characterist ic then supersedes 
This point is more  clearly defined than the point 
Moreover,  the choice of 
10 
3 .  APPARATUS AND EXPERIMENTAL MEASUREMENTS 
Two approaches were used to determine the voltage-dependent capacitance 
characterist ics.  
to r  and is  used primarily for  a qualitative determination of the device charac- 
terist ics.  The second method, which is based on frequency monitoring, is  
more suitable fo r  quantitative study. 
3 . 1  CAPACITOR CONDUCTANCE METHOD 
The first depends upon the admittance properties of a capaci- 
In the admittance-oriented technique, the tes t  sample is driven by a signal 
of constant amplitude and fixed frequency while simultaneously being swept 
through a selective range of dc bias. The ac current  through the sample is 
monitored and displayed on an oscilloscope along with an indication of the 
instantaneous dc bias. Since the current  is a function of the capacity, this, in  
effect, gives a capacitance-voltage display. The circuit  employed for  this 
technique is shown in  figure 4. 
In this figure E represents an audio signal generator and E 
g S 
is a ramp 
function voltage used for  biasing the tes t  sample (C ). 
used as  a readout for the cur ren t  flowing through the t e s t  sample. 
ance branches Z 
The res i s tor  (R ) is 
1 1 
The imped- 
and Z 
2 3 
comprise a voltage divider for the signal supplied 
by Eg. The tes t  signal (E ) established by this divider will be fixed in ampli- T 
tude i f  Z ,  is much less  than Z 
the above circuit  reduces to the simple equivalent given in  figure 5. 
Then, omitting the voltage biasing section, 
L 1 .  
F r o m  this figure, the cur ren t  flowing through the tes t  sample is readily 
determined to be 
11 
I I -v 1' I 
NET WORK 
Figure 4. Circuit  Diagram for Admittance Method of Capacitance Detection 
5 3 7 6 A - V A - s  
Figure 5. Basic Equivalent Circuit  
12 
where I 
were shorted. The coefficient of attenuation 
defined as ET/R is the cur ren t  which would flow if  the tes t  sample T’ 1’ 
i s  then established as 
wR C 
1 1  n =  
and i f  w R  C << 1, this reduces to 
1 1  
a S w R  C 
1 1  
(7) 
This condition, anil the fact that o and R a r e  both fixed in  value, establishes 
a unique and direct  interdependence between I 
tance can be determined by monitoring the current. 
1 
and C Therefore the capaci- 1 1‘ 
However, a lower limit on the magnitude of R exists because the output 
1 
voltage is monitored ac ross  this resis tor ,  and the signal must  be kept above 
the surrounding noise level. 
the tes t  voltage established by the voltage divider must  be kept small enough 
not to affect the bias level on the tes t  unit. 
therefore be made dependent upon the expected magnitude of the capacitance 
to be measured and upon the sensitivity of the apparatus available for the isola- 
tion and detection of the output signal. 
in  consideration of these cri teria.  
sawtooth generator having the provisions for adjustment of slope and repetition 
rate. 
Further  limitation is imposed by the fact  that 
A compromise in  the design must 
The operating frequency is also chosen 
The bias voltage is obtained from a 
The following parameters  and equipment were selected for the testing 
apparatus . 
R1 = 100 kilohms 
R2 = 10ohms  
= 1 kilohm 
R3 
13 
C2 = 1000 picofarads 
C j  = 10 picofarads 
Oscilloscope - Tektronix Model No,  551 with plug-in units Type E and 
Type Z .  
ES = sawtooth signal available f rom the oscilloscope attenuated to the 
desired amplitude by a 50 -kilohm potentiometer. 
amplitude = 150 volts repetition rate  = 50 msec. 
Maximum available 
ES = Audio Oscillator - Hewlett-Packard Model 200 CD 
Operating frequency (f ) = 20 kc 
Test  signal (ET) = 50 mv 
0 
These values were derived through the following considerations. 
The maximum capacitance of the tes t  units was expected to be about 20 
picofarads. The most sensitive plug-in unit for  the Tektronix oscilloscope, 
the Type E Differential Amplifier, is capable of detecting low-level signals 
a t  a maximum frequency of 20 kc. The sensitivity corresponding to this band- 
width is 0. 05 millivolts. 
frequency of 20 kc w a s  chosen. 
exhibits a 400 kilohms impedance. 
stated previously, R was chosen to be 100 kilohms. 
sisting of Z and Z was designed to provide a tes t  signal E sufficiently 
2 3 T 
small a s  not to influence the bias of the test unit. To keep this signal con- 
stant in amplitude, Z had to be a much smal le r  impedance than 2 for all 
values of C To ensure this for a l l  conditions, Z was made smal le r  than 
R1. With the component values given before, the attenuation of the voltage 
divider was s e t  a t  100 so that a 5-volt signal had to be provided at the audio 
oscillator to obtain 50 millivolts for  E 
wRICl = 0 . 0 4  for C values, 
C 
cri terion that oR C be much less  than 1 and establishes a maximum coeffi- 
1 1  
cient of attenuation a Under these conditions the output signal is 
2 millivolts, emphasizing the need fo r  a sufficiently large value of R 
To take advantage of this sensitivity, a testing 
At this frequency a 20 picofarad capacitor 
As a compromise to satisfy the c r i te r ia  
The voltage divider con- 1 
2 1 
1' 2 
Moreover, with these component T' 
= 20 picofarads and decreases  with reductions in  
1 
(as  occurs with increasing bias). This condition satisfies the design 1 
= 0. 04. max 
1' 
14 
The time-dependent nature of the voltage bias introduces an additional 
current  through the test unit which must be eliminated f rom the display to 
obtain a meaningful capacitance measurement. 
through the use of the RC rolloff filter depicted in  figure 6. 
This was accomplished 
Figure 6. Fiiier Neiwork 
The coefficient of attenuation for the 20-kc signal through this f i l ter  is 
Elimination of the low frequency currents  associated with the 
The displays obtained with and 
a = 0.876. 
repetition rate  of the voltage bias is good. 
without the use of the fi l ter  a r e  shown in figure 7. 
a load that is equivalent to a ser ies  combination of a 337-kilohm res i s tor  and 
a 62. 5 picofarad capacitor. F o r  the ideal case,  both of these magnitudes 
should approach infinity. 
f 
The f i l ter  represents  
The major  advantage of this admittance-oriented technique is that it quickly 
and effectively allows a preliminary scan  to determine the quality of the device 
being studied. Moreover, this technique readily makes evident such related 
15 
UPPER GRID:  CAPAC ITANC E CHARACTER1 STlCS 
DISPLAYED WITHOUT F ILTER 
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Figure 7. Effects of F i l te r  Network on Capacitance Display 
information as leaky dielectric, breakdown voltage, and other associated 
phenomena which tend to obscure tube capacitance measurements.  
the use of this method is limited through restrictions imposed by extraneous 
noise. Moreover the small  size of the display does not readily lend i tself  to 
quantitative analysis. 
3 . 2  FREQUENCY DETECTION TECHNIQUE 
However, 
The frequency detection technique employs the tes t  sample (under a variable 
dc bias) a s  a branch of a variable oscillator. 
is acted upon by a se r ies  of wave-shaping networks to give a voltage signal 
proportional to the change in frequency. 
t i c  of the capacitance and is recorded on an X-Y plotter. 
for this technique is given in figure 8. 
The signal f rom this oscillator 
This voltage is therefore character is  - 
A block diagram 
16 
Figure 8. Block Diagram of Frequency Monitoring Method 
of Capacitance Detection 
Operation depends upon using the MOS structure  to regulate the frequency 
of a Colpitts oscillator. The signal f rom this oscillator is  mixed together 
with one f r o m  the fixed frequency oscillator and subsequently filtered (low 
pass) to obtain a n  indication of the frequency change caused by the MOS unit. 
A square wave generator is then triggered by the output, and, after rectifica- 
tion, the resulting - -  signal is an indication of the capacitance of the tes t  sample. 
The equipment used to realize this configuration is as follows: 
DC power supply 
Recorder  Moseley Autograph Model 3A 
Ammeter  Hewlett-Packard Model 425A Microvoltammeter 
L-C Meter Tektronix Model 130 
Hewlett-Packard Model 721 (0-30 volts) 
The Model 130 L-C meter  and the Model 425A ammeter  comprise the entire 
composite of the Y-axis network so that the equipment hookup is as shown in 
f igure 9. 
17 
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Figure 9. Connection of Equipment for  Realization of Frequency 
Monitoring Technique 
The following modifications in  the equipment must be made. The L-C 
These a r e  provided meter  is not equipped with a se t  of output terminals.  
by cutting into one of the leads going to the display meter.  The leads to the 
425A ammeter  bridge this gap. 
ordinarily grounded, and this ground must be removed before the ammeter  
leads a r e  connected to  the leads of the L-C meter .  
above ground. ) 
ordinate of the recorder,  which can be calibrated directly in  t e r m s  of capaci- 
tance. 
425A ammeter  and through adjustment of the gain settings on the X-Y recorder .  
Through proper  calibration and with appropriate range settings, the apparatus 
is capable of performance resulting in  a reproducibility to within 0. 05 volts on 
the horizontal axis. 
percent of the full range value. 
However, one of the leads to the ammeter  is 
(These a r e  150 volts 
The voltage output f rom the ammeter  is  connected to the 
Calibration is achieved by control of the potentiometer setting on the 
The reproducibility on the ver t ical  axis is within 1. 5 
18 
The major advantage of this method is that it provides a precise  and de- 
tailed record of experimental data well suited for analytical study. 
the apparatus employed for  this technique can readily be adapted to record  
the turn-on voltage of the unit a s  monitored through the usual conductance 
detection method. 
Moreover, 
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3 . 3  EXPERIMENTAL PROCEDURE 
Stability data for p-channel devices w a s  obtained by recording the character-  
is t ics  of units subjected to three different environmental conditions. 
1. Environment A - Off-the-shelf devices w e r e  initially tes ted at room 
The temperature to obtain the typical characterist ics of these structures.  
resulting initial curves served a s  a basis  of reference for subsequent 
data. 
2. Environment B - The units were then subjected to a temperature  of 
150°C for 7 hours. 
to room temperature and data w a s  again obtained. 
The temperature of the units was then allowed to re turn 
3.  Environment C - Finally the devices were biased in the reverse  direction 
and held at 150°C for 16 hours. 
ature,  and a concluding set of data w a s  taken. 
The units were then returned to room temper-  
F o r  each of these sets of data the sequence of operation was a s  follows: 
A capacitance-voltage curve was first  obtained by using the admittance tech- 
nique. 
as indicating its quality. 
obtain a detailed capacitance curve. Finally, the device conductance was 
plotted to achieve an indication of the turn-on voltage. 
different units is depicted in figures 10 through 30. 
three se t s  according to the unit being studied. 
to the first unit, figures 17 through 23 to the second, and figures 24  through 
30 to the third. The first figure of each sequence depicts the character is t ic  
capacitance curves for that unit, subject to each of the three environmental 
conditions and detected through the admittance technique. 
capacitance curves in a set were obtained by means of the frequency detection 
technique. 
character is t ics  and the conductive properties of the unit as obtained before it 
was subjected to  any environmental stress conditions. 
f igures  show the same properties after the device w a s  subjected to the condi- 
tions of environment B, and the last two figures after subjection to environ- 
ment C. 
This gave a n  indication of the capacitance range for the device as well 
The frequency-monitoring technique was then used to 
This data for three 
The data is divided into 
Figures 10 through 16 pertain 
A l l  subsequent 
The next two figures in a se t  depict respectively the capacitance 
The following two 
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The capacitance curves show a dependency on the manner in which the 
terminals  were connected. 
drain w e r e  connected to the body of the device, the data indicates not only the 
presence of the inversion charges at the higher voltages but a lso a marked 
increase in the capacitance for  the lower voltage range. Also, the capacitance 
exhibited in this lower range i s  always greater  i f  both the source and drain a r e  
connected to the body. This extra capacitance is due to the fact  that the metal-  
oxide sandwich overlaps onto the source and drain regions. 
constitutes a capacitance which is added in parallel  with the gate capacitance 
when the source o r  drain terminals a r e  connected to the body. 
increase  to be expected in these situtations depends not only on the design of 
the unit but also on the degree of accuracy in the mask alignment during pro- 
ce s s ing . 
Specifically, when the source o r  the source and 
This overlap 
The amount of 
The changes in  character is t ics  exhibited by the three  units a r e  summarized 
in tables 1 and 2. 
Uni t  No. 1 
Q / C  t o .  1 
- 
s s  0 
-0. 15 vT  
TABLE 1 
2 3 
<Q. 05 <O. 05 
- 0 . 1  t o .  1 
Unit No. 1 2 3 
Q / c  to. 3 t1. 05 t o .  4 
vT 
s s  0 
t o .  2 t1. 30 to. 8 
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The notation Q 
T 
/C refers to the displacement in the capacitance charac-  s s  0 
t e r i s t ics ,  and V 
to an increase o r  decrease in the voltage magnitudes and do not imply a ref-  
erenced bias direction. 
the device is  passing 0.  1 microampere of current  through the drain terminal.  
The configuration used to measure  this turn-on voltage is shown on the con- 
ductance graphs. A voltage increase is taken to be a sign of instability, since 
decreasing voltages are more  likely to be caused by incomplete processing. 
re fers  to the change in  the turn-on voltage. The signs r e fe r  
The turn-on voltage w a s  chosen as the point where 
According to data given in tables 1 and 2 above, unit No. 1 exhibited the 
greatest  stability and unit No. 2 w a s  the least  stable. 
correlation between instability and the change in surface state charge concen- 
tration. This is especially evident in the results obtained after subjecting the 
units to both a temperature and reverse  bias s t r e s s .  These resul ts  then tend 
to substantiate the oxide vacancy - ion migration models proposed to explain 
MOS instability. 
There is a marked 
The data recorded for unit No. 3 points out the special  character  of the 
testing techniques. 
method exhibit a second plateau, whereas those obtained by the frequency- 
detection technique do not. 
the conductive properties of the device and a r e  most  readily explained by 
charge t raps  in the oxide. 
start of the second plateau, a sufficient number of the oxide t raps  a r e  activiated 
to render a considerable portion of the inversion charges immobile. 
would cause a decrease in the capacitance display as determined by the ad- 
mittance method but would not necessarily affect the capacitance as determined 
by the frequency detection technique. 
consideration. 
face charge; this decrease is reflected as a decrease  in the admittance of the 
device. 
move this charge f rom the vicinity of the surface.  
of the device wi l l  not exhibit the effects of this immobilization. 
The capacitance curves obtained through the admittance 
This phenomenon is most  likely associated with 
In this regard,  at the voltage corresponding to the 
This 
This dual response is due to the following 
The t raps  tend to immobilize a considerable portion of the su r -  
However, the immobilization of these charges does not in  effect r e -  
Therefore  the capacitance 
44 
L 
4 It has  been reported that the effect of oxide t raps  i s  dependent upon their  
distance f rom the silicon surface and upon the magnitude of the applied voltage. 
The large magnitude of capacitance associated with unit No. 3 indicates that 
it has  a smal l  oxide layer. 
ble to the existence of oxide t raps .  
dependent nature of the observed plateau tend to support the existence of oxide 
t raps  in this unit. Moreover, the results of the environmental tes ts  indicate 
that these t raps  are mobile under s t r e s s  of temperature  o r  temperature and 
bias. It should be noted that after the device was subjected to the temperature 
and bias environment, the plateau shifted to a high voltage - as is expected 
for the reverse  bias. 
sible to some degree for  the instability exhibited by this unit, because the 
mechanisms involved with oxide traps a r e  very  s imilar  to those for oxide 
vacancies. 
The unit would therefore be all the more  suscepti-  
Both this fact and the strong voltage- 
Also, the existence of these oxide t raps  may be respon- 
4. E. P. Heisman and G. Warfield, "The Effects of Oxide Traps  on the MOS 
Capacitance, ' I  IEEE Transactions on Electron Devices, (April 1965). 
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4. CONCLUSIONS AND SUMMARY 
The salient information pertinent to  the study of stability in MOS s t ruc tures  
was effectively monitored through the combined use of the two complementary 
capacitance -voltage measuring techniques 
Performance indicates that the voltage -dependent capacitance curves pro- 
vide a good insight into the physical and operational nature of the MOS unit 
and also reveal any instability associated with these devices. Although the 
data indicate that instability is associated with the redistribution of charge 
in the oxide, it has  not been possible to differentiate conclusively between the 
oxide vacancy5 and the ion mobility models. The complementary nature 
of these two models indicates the need for further study under stringently 
controlled processing procedures. Collateral study into the effects of differ- 
ent mater ia l  concentrations and oxide thicknesses would also prove beneficial 
in gaining a more thorough understanding of the various electro-physical 
mechanisms involved in MOS device operations. In this regard,  both for  the 
correlat ion of the device to a circuit model and in the study of device stabil- 
ity, the  use cf the  vcltage-dependknt capacitance curves se rves  a s  an  im-  
portant analytical tool. 
6 
5. D. R. Ker r ,  "Effect of Temperature and Bias on Glass-Silicon Inter-  
faces ,"  IBM Journal of Research and Development, Vol. 8, No. 4 (Sep- 
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